ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architectures
نویسندگان
چکیده
Compared to conventional general-purpose processors, accelerator-rich architectures (ARAs) can provide ordersof-magnitude performance and energy gains and are emerging as one of the most promising solutions in the age of dark silicon. However, many design issues related to the complex interaction between general-purpose cores, accelerators, customized on-chip interconnects, and memory systems remain unclear and difficult to evaluate. In this paper we design and implement the ARAPrototyper to enable rapid design space explorations for ARAs in real silicons and reduce the tedious prototyping efforts far down to manageable efforts. First, ARAPrototyper provides a reusable baseline prototype with a highly customizable memory system, including interconnect between accelerators and buffers, interconnect between buffers and last-level cache (LLC) or DRAM, coherency choice at LLC or DRAM, and address translation support. Second, ARAPrototyper provides a clean interface to quickly integrate users’ own accelerators written in high-level synthesis (HLS) code. The whole design flow is highly automated to generate a prototype of ARA on an FPGA system-on-chip (SoC). Third, to quickly develop applications that run seamlessly on the ARA prototype, ARAPrototyper provides a system software stack, abstracts the accelerators as software libraries, and provides APIs for software developers. Our experimental results demonstrate that ARAPrototyper enables a wide range of design space explorations for ARAs at manageable prototyping efforts, which has 4,000X to 10,000X faster evaluation time than fullsystem simulations. We believe that ARAPrototyper can be an attractive alternative for ARA design and evaluation.
منابع مشابه
RACER - A Rapid Prototyping Accelerator for Pulsed Neural Networks
In this extended abstract we sketch the employment of programmable logicfor the acceleration of the simulation of pulsed neural networks. We compare our approach to solutions which are based on DSPs and digital neuroprocessors. Our solution is a rapid prototyping accelerator board which is based on a data flow concept. The accelerator provides three module sockets with a rather simple 32Bit int...
متن کاملRun-Time Monitoring of Communication Activities in a Rapid Prototyping Environment
Architectural decisions in embedded systems design are often based on assumptions about properties of the communication channels. For validating them rapid prototyping combined with run-time monitoring plays a major role. In this paper we present HarMonIC 1 – a reconfigurable hardware monitoring system for the run-time observation of communication channels. We will show how HarMonIC can be used...
متن کاملFPGA Prototyping and Design Evaluation of a NoC-Based MPSoC
Chip communication architectures become an important element that is critical to control when designing a complex MultiProcessor System-on-Chip (MPSoC). This led to the emergence of new interconnection architectures, like Network-on-Chip (NoC). NoCs have been proven to be a promising solution to the concerns of MPSoCs in terms of data parallelism. Field-Programmable Gate Arrays (FPGA) has some ...
متن کاملLogic Programming and Multi - Agent Systems : A Synergic Combination for Applications
The paper presents an ongoing research project that uses Logic Programming , Linear Logic Programming, and their related techniques for executable speciications and rapid prototyping of Multi-Agent Systems. The MAS paradigm is an extremely rich one and we believe that Logic Programming will play a very eeective role in this area, both as a tool for developing real applications and as a semantic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1610.09761 شماره
صفحات -
تاریخ انتشار 2016